ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement
- 1 April 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1246-1251
- https://doi.org/10.1109/date.2005.191
Abstract
Customization of processor architectures through Instruction Set Extensions (ISEs) is an effective way to meet the growing performance demands of embedded applications. A high-quality ISE generation approach needs to obtain results close to those achieved by experienced designers, particularly for complex applications that exhibit regularity: expert designers are able to exploit manually such regularity in the data flow graphs to generate high-quality ISEs. In this paper, we present ISEGEN, an approach that identifies high-quality ISEs by iterative improvement following the basic principles of the well-known Kernighan-Lin (K-L) min-cut heuristic. Experimental results on a number of MediaBench, EEMBC and cryptographic applications show that our approach matches the quality of the optimal solution obtained by exhaustive search. We also show that our ISEGEN technique is on average 20x faster than a genetic formulation that generates equivalent solutions. Furthermore, the ISEs identified by our technique exhibit 35% more speedup than the genetic solution on a large cryptographic application (AES) by effectively exploiting its regular structure.Keywords
All Related Versions
This publication has 7 references indexed in Scilit:
- Scalable custom instructions identification for instruction-set extensible processorsPublished by Association for Computing Machinery (ACM) ,2004
- Processor acceleration through automated instruction set customizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Synthesis of custom processors based on extensible platformsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Designing domain-specific processorsPublished by Association for Computing Machinery (ACM) ,2001
- A DAG-based design approach for reconfigurable VLIW processorsPublished by Association for Computing Machinery (ACM) ,1999
- Extending the Kernighan/Lin Heuristic for Hardware and Software Functional PartitioningDesign Automation for Embedded Systems, 1997
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982