Timing models for high-level synthesis
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A timing model for clock estimation in high-level synthesis is described. In order to obtain realistic timing estimates, the proposed model considers datapath, control and wire delays, and several technology factors, such as layout architecture, technology mapping, buffers insertion and loading effects. The experimental results show that this model can provide much better estimates than previous models. This model is well suited for automatic and interactive synthesis as well as feedback-driven synthesis where performance matrices can be rapidly and incrementally calculated.Keywords
This publication has 10 references indexed in Scilit:
- Area-time model for synthesis of non-pipelined designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Layout-area models for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Feedback-driven datapath optimization in FasoltPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High — Level SynthesisPublished by Springer Nature ,1992
- Chippe: a system for constraint driven behavioral synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- An interactive tool for register-level structure optimizationPublished by Association for Computing Machinery (ACM) ,1989
- Predicting area-time tradeoffs for pipelined designPublished by Association for Computing Machinery (ACM) ,1987
- Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptionsPublished by Association for Computing Machinery (ACM) ,1986
- Signal Delay in RC Tree NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981