A new DRAM cell with a transistor on a lateral epitaxial silicon layer (TOLE cell)

This publication has 16 references indexed in Scilit:

• 3-dimensional stacked capacitor cell for 16 M and 64 M DRAMS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Silicon Selective Epitaxial Growth over Thick SiO₂ Islands
  Japanese Journal of Applied Physics, 1987
• Novel selective poly - and epitaxial - Silicon growth (SPEG) technique for ULSI processing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• A seeded-channel silicon-on-insulator (SOI) MOS technology
  IEEE Electron Device Letters, 1985
• Novel LSI/SOI wafer fabrication using device layer transfer technique
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• A three-dimensional folded dynamic RAM in beam-recrystallized polysilicon
  IEEE Electron Device Letters, 1984
• A soft error rate model for MOS dynamic RAM's
  IEEE Transactions on Electron Devices, 1982
• A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devices
  IEEE Electron Device Letters, 1981
• A new bird's-beak free field isolation technology for VLSI devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• A new buried oxide isolation for high-speed, high-density MOS integrated circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1977