Multilevel Circuit Partitioning
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 530-533
- https://doi.org/10.1109/dac.1997.597204
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- A gradient method on the initial partition of Fiduccia-Mattheyses algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An evaluation of bipartitioning techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Linear decomposition algorithm for VLSI design applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On implementation choices for iterative improvement partitioning algorithmsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
- Partitioning-based standard-cell global placement with an exact objectivePublished by Association for Computing Machinery (ACM) ,1997
- Recent directions in netlist partitioning: a surveyIntegration, 1995
- Partitioning very large circuits using analytical placement techniquesPublished by Association for Computing Machinery (ACM) ,1994
- Graph Contraction for Mapping Data on Parallel Computers: A Quality–Cost TradeoffScientific Programming, 1994
- Improving the performance of the Kernighan-Lin and simulated annealing graph bisection algorithmsPublished by Association for Computing Machinery (ACM) ,1989
- An Improved Min-Cut Algonthm for Partitioning VLSI NetworksIEEE Transactions on Computers, 1984