Silicon carbide power MOSFET technology
- 1 January 1997
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 359-362
- https://doi.org/10.1109/iscs.1998.711654
Abstract
4H-SiC UMOSFETs and DMOSFETs have been fabricated and tested with measured blocking voltages (1400 V and 900 V, respectively). Although these breakdown voltages were reasonable, obtaining sufficient channel mobility (50 cm/sup 2//Vs) to enable devices with practical current densities has thus far proven elusive owing to the poor quality of the SiC-SiO/sub 2/ interface. DMOS structures suffer from a non-self aligned process, and gate oxide present over rough implanted and annealed SiC surfaces. Thus surface scattering effects and interface state density remain high, lowering carrier mobility. In addition, UMOS devices also suffer from poor inversion layer mobility due to the difficulties of forming high quality oxide on the sidewalls of the vertical trenches. In this paper we will explore these and other design and processing trade-offs.Keywords
This publication has 4 references indexed in Scilit:
- High-voltage double-implanted power MOSFET's in 6H-SiCIEEE Electron Device Letters, 1997
- Status of silicon carbide (SiC) as a wide-bandgap semiconductor for high-temperature applications: A reviewSolid-State Electronics, 1996
- Critical Materials, Device Design, Performance and Reliability Issues in 4H-SiC Power Umosfet StructuresMRS Proceedings, 1996
- Comparison of 6H-SiC, 3C-SiC, and Si for power devicesIEEE Transactions on Electron Devices, 1993