Software power estimation and optimization for high performance, 32-bit embedded processors
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 328-333
- https://doi.org/10.1109/iccd.1998.727070
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Instruction level power profilingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Compilation techniques for low energy: an overviewPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Techniques for low energy softwarePublished by Association for Computing Machinery (ACM) ,1997
- Evaluation of architecture-level power estimation for CMOS RISC processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programsPublished by Association for Computing Machinery (ACM) ,1995
- Power analysis of embedded software: a first step towards software power minimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Power and performance simulator: ESP and its application for 100 MIPS/W class RISC designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994