High-temperature leakage current suppression in CMOS integrated circuits
- 17 August 1989
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 25 (17) , 1133-1135
- https://doi.org/10.1049/el:19890761
Abstract
It has been found that the diffusion component of the pn junction drain-to-body reverse leakage current in a MOS transistor differs by as much as three orders of magnitude depending on whether it is fabricated in a substrate well or directly in the substrate. A theoretical description of the leakage suppession exhibited by a pn junction in a well is confirmed by measurement using a commercially available 3µm CMOS process, operating at temperatures up to 250°C.Keywords
This publication has 0 references indexed in Scilit: