A sub-0.1 μm gate length CMOS technology for high performance (1.5 V) and low power (1.0 V)

Publisher Website

23 December 2002

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/iedm.1996.554046

Abstract

No abstract available

Keywords

This publication has 0 references indexed in Scilit: