Floorplans, planar graphs, and layouts
- 1 March 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 35 (3) , 267-278
- https://doi.org/10.1109/31.1739
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Digraph Relaxation for 2-Dimensional Placement of IC BlocksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Mason: A Global Floorplanning Approach for VLSI DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Facilities Layout Adjacency Determination: An Experimental Comparison of Three Graph Theoretic HeuristicsOperations Research, 1985
- Optimal orientations of cells in slicing floorplan designsInformation and Control, 1983
- The Recognition of Series Parallel DigraphsSIAM Journal on Computing, 1982
- A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph RepresentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- The dissection of rectangles into squaresDuke Mathematical Journal, 1940