A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent Plasticity
Top Cited Papers
- 13 February 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Neural Networks
- Vol. 17 (1) , 211-221
- https://doi.org/10.1109/tnn.2005.860850
Abstract
We present a mixed-mode analog/digital VLSI device comprising an array of leaky integrate-and-fire (I&F) neurons, adaptive synapses with spike-timing dependent plasticity, and an asynchronous event based communication infrastructure that allows the user to (re)configure networks of spiking neurons with arbitrary topologies. The asynchronous communication protocol used by the silicon neurons to transmit spikes (events) off-chip and the silicon synapses to receive spikes from the outside is based on the "address-event representation" (AER). We describe the analog circuits designed to implement the silicon neurons and synapses and present experimental data showing the neuron's response properties and the synapses characteristics, in response to AER input spike trains. Our results indicate that these circuits can be used in massively parallel VLSI networks of I&F neurons to simulate real-time complex spike-based learning algorithms.Keywords
This publication has 41 references indexed in Scilit:
- Which Model to Use for Cortical Spiking Neurons?IEEE Transactions on Neural Networks, 2004
- Temporal Coding in a Silicon Network of Integrate-and-Fire NeuronsIEEE Transactions on Neural Networks, 2004
- A Burst-Mode Word-Serial Address-Event Link—III: Analysis and Test ResultsIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- An ON–OFF Orientation Selective Address Event Representation Image Transceiver ChipIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- Modeling Short-Term Synaptic Depression in SiliconNeural Computation, 2003
- Short-Term Synaptic PlasticityAnnual Review of Physiology, 2002
- A neuromorphic VLSI device for implementing 2D selective attention systemsIEEE Transactions on Neural Networks, 2001
- Active vision using an analog VLSI model of selective attentionIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- Regulation of Synaptic Efficacy by Coincidence of Postsynaptic APs and EPSPsScience, 1997
- Silicon auditory processors as computer peripheralsIEEE Transactions on Neural Networks, 1993