Synthesis and optimization of asynchronous controllers based on extended lock graph theory
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 512-517
- https://doi.org/10.1109/edac.1993.386423
Abstract
An approach based on extended lock graph theory for synthesizing and optimizing asynchronous circuits from a signal transition graph (STG) specification with multiple transitions is presented. It enables the efficient synthesis of highly concurrent specifications, coming up with solutions where concurrency is reduced taking into account complex timing constraints and avoiding the introduction of unnecessary internal signals. It is relative to a fast logic generation method at the STG level, which permits characterization of a cost function to steer graph transformations for accurate cost measurements.<>Keywords
This publication has 5 references indexed in Scilit:
- Specification and analysis of timing constraints in signal transition graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Solving the state assignment problem for signal transition graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimized synthesis of asynchronous control circuits from graph-theoretic specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A generalized state assignment theory for transformations on signal transition graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Algorithms for synthesis of hazard-free asynchronous circuitsPublished by Association for Computing Machinery (ACM) ,1991