System level interconnect power modeling
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 289-293
- https://doi.org/10.1109/asic.1998.723009
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Power estimation for high level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Issues and directions in low power design tools: an industrial perspectivePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Validation of an architectural level power analysis techniquePublished by Association for Computing Machinery (ACM) ,1998
- Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSPPublished by Association for Computing Machinery (ACM) ,1997
- Low Power Design in Deep Submicron ElectronicsPublished by Springer Nature ,1997
- Circuit Design for CMOS VLSIPublished by Springer Nature ,1992
- Asymptotically Perfect Trivial Global Routing: A Stochastic AnalysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987