Multipurpose Parallelism for VLSI Cad on the RP3
- 1 January 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 4 (5) , 19-27
- https://doi.org/10.1109/mdt.1987.295209
Abstract
VLSI CAD application developers need the performance of parallel processing in as general a form as possible. The RP3, which is being developed at IBM's Research Division, provides such generality. Several CAD applications are among the more than 30 applications that have been written in the Epex parallel environment for porting to RP3 when the hardware is complete. Placement by simulated annealing is used here as a significant, deliberately difficult example: its theoretical basis requires serial execution. In the parallel technique used, deviation from the serial algorithm and temporary errors are allowed for more efficient exploitation of parallelism. The result is a convergence rate as good as the original algorithm, with the possibility of efficient execution on hundreds of processors.Keywords
This publication has 5 references indexed in Scilit:
- A Parallel Simulated Annealing Algorithm for the Placement of Macro-CellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Parallel algorithms for chip placement by simulated annealingIBM Journal of Research and Development, 1987
- The IBM Yorktown simulation engineProceedings of the IEEE, 1986
- Optimization by Simulated AnnealingScience, 1983
- The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel ComputerIEEE Transactions on Computers, 1983