A 25-ns 16K CMOS PROM using a four-transistor cell and differential design techniques

Publisher Website
Google Scholar
Abstract
A 25-ns, 250-mW, 2K/spl times/8 PROM using a 1.2-/spl mu/m n-well CMOS technology is described. Speed and programmability are optimized by separating the READ and WRITE transistor functions in a four-transistor differential cell and using differential design techniques. For the first time, a substrate bias generator is used in an EPROM technology to improve speed and raise latch-up immunity to over 200 mA.

This publication has 2 references indexed in Scilit:

  • 512K EPROMs
    Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
  • A 200ns 256k HMOSII EPROM
    Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983