A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancy
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 3 (3) , 116-127
- https://doi.org/10.1109/66.56568
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- The defect-sensitivity effect of memory chipsIEEE Journal of Solid-State Circuits, 1986
- Defect size variations and their effect on the critical area of VLSI devicesIEEE Journal of Solid-State Circuits, 1985
- Modeling the critical area in yield forecastsIEEE Journal of Solid-State Circuits, 1985
- Point defect yield model for wafer scale integrationIEEE Circuits and Devices Magazine, 1985
- The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributionsIBM Journal of Research and Development, 1985
- Modeling of defects in integrated circuit photolithographic patternsIBM Journal of Research and Development, 1984
- On Murphy's Yield FormulaIBM Journal of Research and Development, 1983
- Some considerations in the formulation of IC yield statisticsSolid-State Electronics, 1979
- Applying a composite model to the IC yield problemIEEE Journal of Solid-State Circuits, 1974
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964