An analytical access time model for on-chip cache memories
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (8) , 1147-1156
- https://doi.org/10.1109/4.148323
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- Delay analysis of series-connected MOSFET circuitsIEEE Journal of Solid-State Circuits, 1991
- A 32 kbyte integrated cache memoryIEEE Journal of Solid-State Circuits, 1989
- The MIPS-X RISC MicroprocessorPublished by Springer Nature ,1989
- A case for direct-mapped cachesComputer, 1988
- A 14-ns 1-Mbit CMOS SRAM with variable bit organizationIEEE Journal of Solid-State Circuits, 1988
- A 25 ns 64K static RAMIEEE Journal of Solid-State Circuits, 1984