Analog circuit design optimization based on symbolic simulation and simulated annealing
- 1 June 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (3) , 707-713
- https://doi.org/10.1109/4.102664
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A symbolic simulator for analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An intelligent analog IC design system based on manipulation of design equationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An intelligent design system for analogue integrated circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- OASYS: a framework for analog circuit synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- BLADES: an artificial intelligence approach to analog circuit designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- ISAAC: a symbolic simulator for analog integrated circuitsIEEE Journal of Solid-State Circuits, 1989
- SAMURAI: A general and efficient simulated-annealing schedule with fully adaptive annealing parametersIntegration, 1988
- DELIGHT.SPICE: an optimization-based system for the design of integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Noise optimization of switched-capacitor biquadsIEEE Journal of Solid-State Circuits, 1987
- Optimization by Simulated AnnealingScience, 1983