Reconfiguration Procedures for a Polymorphic and Partitionable Multiprocessor
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-35 (10) , 910-916
- https://doi.org/10.1109/TC.1986.1676683
Abstract
This correspondence presents a collection of reconfiguration procedures for a multiprocessor which employs multistage interconnection networks. These procedures are used to dynamically partitipn the multiprocessor into many subsystems, and reconfigure them to form a variety commonly used topologies to match task graphs. By examining the switching capability of the interconnection network, design rules for avoiding connection conflicts are exploited. Then, on the basis of these rules, parallel procedures are designed. With the procedures, a subsystem can be reconfigured in the form of the desired topologies without interfering with other subsystems. In addition, the reconfiguration of a subsystem can be accomplished in constant time, independently of subsystem size.Keywords
This publication has 5 references indexed in Scilit:
- Reconfiguration Strategies for Parallel ArchitecturesComputer, 1985
- Reconfigurable multicomputer networks for very fast real-time applicationsPublished by Association for Computing Machinery (ACM) ,1982
- Introduction to the configurable, highly parallel computerComputer, 1982
- Analysis of Chordal Ring NetworkIEEE Transactions on Computers, 1981
- On a Class of Multistage Interconnection NetworksIEEE Transactions on Computers, 1980