Evaluation of multilevel memories
- 1 December 1971
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Magnetics
- Vol. 7 (4) , 814-819
- https://doi.org/10.1109/tmag.1971.1067237
Abstract
Proposed memory hierarchy technologies and configurations are usually evaluated by repeated running of \"typical\" jobs through simulated hierarchies while various parameters are adjusted. Simulation is too slow to be a tool for selecting among the choices in 1) technologies to be included, 2) implementation of each technology, and 3) management of data flow in the hierarchy. Four current hardware-managed hierarchies are described in a manner which parameterizes their design. The evaluation process is described in terms of address traces, hit ratios, and system cost performance. Stack processing is then described as a replacement for simulation that obtains hit-ratio data 1000 times faster than before. Finally, an example is given to illustrate how to select between two competing technologies, how to design the best hierarchy, and how to determine the information flow which optimizes the total cost performance of the system.Keywords
This publication has 8 references indexed in Scilit:
- Evaluation techniques for storage hierarchiesIBM Systems Journal, 1970
- The working set model for program behaviorCommunications of the ACM, 1968
- Demand paging in perspectivePublished by Association for Computing Machinery (ACM) ,1968
- Structural aspects of the System/360 Model 85, II: The cacheIBM Systems Journal, 1968
- Considerations in block-oriented systems designPublished by Association for Computing Machinery (ACM) ,1967
- A study of replacement algorithms for a virtual-storage computerIBM Systems Journal, 1966
- One-Level Storage SystemIEEE Transactions on Electronic Computers, 1962
- Dynamic storage allocation in the Atlas computer, including an automatic use of a backing storeCommunications of the ACM, 1961