A 1Mb CMOS DRAM with a divided bitline matrix architecture

• 1 January 1985
• proceedings article
• Published by Institute of Electrical and Electronics Engineers (IEEE)
• https://doi.org/10.1109/isscc.1985.1156856

Abstract

Keywords

• BITLINE
• MATRIX ARCHITECTURE
• 1MB CMOS DRAM