A Layout System for the Random Logic Portion of an MOS LSI Chip
- 1 August 1981
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-30 (8) , 572-581
- https://doi.org/10.1109/TC.1981.1675842
Abstract
The random logic portion of an MOS LSI chip intended mainly for a calculator is constructed of an array of MOS complex gates, each composed of an MOS ratioless circuit with a multiphase clocking system, and occupies ordinarily a considerable part of chip area. In this paper a layout system for this portion of an LSI chip is described, which is constructed on the basis of heuristics for a set of interrelated optimization problems. Implementation results of the layout system are also shown to reveal that the random logic portion can be realized in such an areas as comparable to one done by manual layout.Keywords
This publication has 5 references indexed in Scilit:
- SHARPS: A Hierarchical Layout System for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- One-dimensional logic gate assignment and interval graphsIEEE Transactions on Circuits and Systems, 1979
- Computer-Aided Preliminary Layout Design of Customized MOS ArraysIEEE Transactions on Computers, 1971
- Wire routing by optimizing channel assignment within large aperturesPublished by Association for Computing Machinery (ACM) ,1971
- Large Scale Integration of MOS Complex Logic: A Layout MethodIEEE Journal of Solid-State Circuits, 1967