Abstract
Logic synthesis allied to a hardware-description language can break through the design bottleneck posed by random logic

This publication has 0 references indexed in Scilit: