A high speed, low power PRML read channel device
- 1 March 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Magnetics
- Vol. 31 (2) , 1186-1195
- https://doi.org/10.1109/20.364805
Abstract
A complete read channel device using PR-IV signalling and maximum likelihood detection is described. Descriptions, simulated performance and measured results of the digital adaptive feedback loops (AGC, FIR tap weights, DFE tap weights, frequency and phase) in the read channel are presented. Analog FIR filter and hash A/D converter performance is presented. The weighted averaging servo demodulation technique used in the device is described and compared to integration. This monolithic CMOS device consumes less than 0.75 W when reading at 85 Mbps, and occupies a step-and-repeat area of 24.6 mm/sup 2/.<>Keywords
This publication has 6 references indexed in Scilit:
- INTEGRATING A PARTIAL RESPONSE MAXIMUM LIKELIHOOD DATA CHANNEL INTO THE IBM 0681 DISK DRIVEPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A digital read/write channel with EEPR4 detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A PRML system for digital magnetic recordingIEEE Journal on Selected Areas in Communications, 1992
- Viterbi Detection of Class IV Partial Response on a Magnetic Recording ChannelIEEE Transactions on Communications, 1986
- The viterbi algorithmProceedings of the IEEE, 1973