Locally connected VLSI architectures for the Viterbi algorithm
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 6 (3) , 527-537
- https://doi.org/10.1109/49.1921
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Trellis-coded modulation with redundant signal sets Part I: IntroductionIEEE Communications Magazine, 1987
- A processor for graph search algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing ArrayIEEE Transactions on Computers, 1983
- The mathematics of perfect shufflesAdvances in Applied Mathematics, 1983
- Quotient NetworksIEEE Transactions on Computers, 1982
- Memory Management in a Viterbi DecoderIEEE Transactions on Communications, 1981
- The viterbi algorithmProceedings of the IEEE, 1973
- Parallel Processing with the Perfect ShuffleIEEE Transactions on Computers, 1971
- On the Viterbi decoding algorithmIEEE Transactions on Information Theory, 1969
- Solutions of the Shortest-Route Problem—A ReviewOperations Research, 1960