PCM telephony: reduced architecture for a D/A converter and filter combination
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (4) , 987-996
- https://doi.org/10.1109/4.58291
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A fully differential sample-and-hold circuit for high-speed applicationsIEEE Journal of Solid-State Circuits, 1989
- High-frequency CMOS switched-capacitor filters for communications applicationIEEE Journal of Solid-State Circuits, 1983
- A precision curvature-compensated CMOS bandgap referenceIEEE Journal of Solid-State Circuits, 1983
- A family of differential NMOS analog circuits for a PCM codec filter chipIEEE Journal of Solid-State Circuits, 1982
- A differential narrow-band switched capacitor filtering techniqueIEEE Journal of Solid-State Circuits, 1982
- A single-chip NMOS dual channel filter for PCM telephony applicationsIEEE Journal of Solid-State Circuits, 1979
- All-MOS charge redistribution analog-to-digital conversion techniques. IIEEE Journal of Solid-State Circuits, 1975
- New developments in IC voltage regulatorsIEEE Journal of Solid-State Circuits, 1971