Automated Layout in ASHLAR: An Approach to the Problems of "General Cell" Layout for VLSI
- 1 January 1982
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- SHARPS: A Hierarchical Layout System for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Automatic Placement of Rectangular Blocks with the Interconnection ChannelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Cell map representation for hierarchical layoutPublished by Association for Computing Machinery (ACM) ,1980
- A Hierarchical Placement Procedure with a Simple Blocking SchemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph RepresentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- MIRAGE - A Simple-Model Routing Program for the Hierarchical Layout Design of IC MasksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Methods for Hierarchical Automatic Layout of Custom LSI Circuit MasksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- A “Dogleg” channel routerPublished by Association for Computing Machinery (ACM) ,1976
- LTX - a system for the directed automatic design of LSI circuitsPublished by Association for Computing Machinery (ACM) ,1976
- Automatic layout of low-cost quick-turnaround random-logic custom LSI devicesPublished by Association for Computing Machinery (ACM) ,1976