The impact of gate-drain overlapped LDD (GOLD) for deep submicron VLSI's

Publisher Website

1 January 1987

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/iedm.1987.191342

Abstract

No abstract available

Keywords

This publication has 0 references indexed in Scilit: