A new area and shape function estimation technique for VLSI layouts
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Area estimation of IC layouts has become an important requirement for early design and top-down chip planning tools. Especially the relation of area and aspect ratio (shape function) is necessary for chip planning. Statistical models have been published with good results for standard cell blocks with near unity aspect ratios. This paper describes a new model for the prediction of shape functions for aspect ratios up to 1:5. The model is based on the shape and connectivity of adjacent cells. It can be used for many different design styles and has been tested for standard cell blocks and for the placement of general cells.Categories: 6, 9Keywords
This publication has 8 references indexed in Scilit:
- Benchmarks for cell-based layout systemsPublished by Association for Computing Machinery (ACM) ,1987
- Mason: A Global Floorplanning Approach for VLSI DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- PLEST: A Program for Area Estimation of VLSI Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A New Algorithm for Floorplan DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- CHAMP: Chip Floor Plan for Hierarchical VLSI Layout DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- SPIDER, A Chip Planner for ISL TechnologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- The genealogical approach to the layout problemPublished by Association for Computing Machinery (ACM) ,1980