Simultaneous driver and wire sizing for performance and power optimization
- 1 December 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 2 (4) , 408-425
- https://doi.org/10.1109/92.335010
Abstract
In this paper, we study the simultaneous driver and wire sizing (SDWS) problem under two objective functions: i) delay minimization only, or ii) combined delay and power dissipation minimization. We present general formulations of the SDWS problem under these two objectives based on the distributed Elmore delay model with consideration of both capacitive power dissipation and short-circuit power dissipation. We show several interesting properties of the optimal SDWS solutions under the two objectives, including an important result which reveals the relationship between driver sizing and optimal wire sizing. These results lead to polynomial time algorithms for computing the lower and upper bounds of optimal SDWS solutions under the two objectives, and efficient algorithms for computing optimal SDWS solutions under the two objectives. We have implemented these algorithms and compared them with existing design methods for driver sizing only or independent driver and wire sizing. Accurate SPICE simulation shows that our methods reduce the delay by up to 12%-49% and power dissipation by 26%-63% compared with existing design methods.Keywords
This publication has 14 references indexed in Scilit:
- Optimal wiresizing under the distributed Elmore delay modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamically-wiresized Elmore-based routing constructionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Critical net routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simultaneous driver and wire sizing for performance and power optimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Rectilinear Steiner trees with minimum Elmore delayPublished by Association for Computing Machinery (ACM) ,1994
- High-performance routing trees with identified critical sinksPublished by Association for Computing Machinery (ACM) ,1993
- Performance-driven Steiner tree algorithm for global routingPublished by Association for Computing Machinery (ACM) ,1993
- Performance-driven interconnect design based on distributed RC delay modelPublished by Association for Computing Machinery (ACM) ,1993
- Switch-Level Delay Models for Digital MOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948