Alternative fetch and issue policies for the trace cache fetch mechanism
- 23 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The increasing widths of superscalar processors are placing greater demands upon the fetch mechanism. The trace cache meets these demands by placing logically contiguous instructions in physically contiguous storage. It is capable of supplying multiple fetch blocks each cycle. We examine two fetch and issue techniques, partial matching and inactive issue, that improve the overall performance of the trace cache by improving the effective fetch rate. We show that for the SPECint95 benchmarks partial matching increases the overall performance by 12% and adding inactive issue increases performance by 15%. Furthermore we apply these two techniques to issue blocks from trace segments which contain multiple execution paths. We conclude with a performance comparison between a trace cache implementing partial matching and inactive issue and an aggressive single block fetch mechanism. The trace cache increases performance by an average of 25% over the instruction cache.Keywords
This publication has 9 references indexed in Scilit:
- A fill-unit approach to multiple instruction issuePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Trace cache: a low latency approach to high bandwidth instruction fetchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Assigning confidence to conditional branch predictionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving CISC instruction decoding performance using a fill unitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Branch classificationPublished by Association for Computing Machinery (ACM) ,1994
- Performance benefits of large execution atomic units in dynamically scheduled machinesPublished by Association for Computing Machinery (ACM) ,1989
- Hardware Support For Large Atomic Units in Dynamically Scheduled MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Checkpoint repair for out-of-order execution machinesPublished by Association for Computing Machinery (ACM) ,1987
- HPS, a new microarchitecture: rationale and introductionPublished by Association for Computing Machinery (ACM) ,1985