Parallel operation of 50 element two-dimensionalCMOS smart-pixel receiver array

Abstract
Test results from a two-dimensional array of 50 CMOS smart-pixel receivers equipped with both optical and electrical outputs are reported. Parallel testing of the array at 311 Mbit/s indicates a ~2.5 dB penalty for operation of nearly the whole array as compared to a single element.

This publication has 3 references indexed in Scilit: