An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (11) , 1372-1381
- https://doi.org/10.1109/43.97616
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Electromigration median time-to-failure based on a stochastic current waveformPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Computation of bus current variance for reliability estimation of VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Probabilistic simulation for reliability analysis of CMOS VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- SPIDER -- A CAD System for Modeling VLSI Metallization PatternsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Statistical Model for Electromigration Induced Failure in Thin Film Conductors8th Reliability Physics Symposium, 1972
- Electromigration and failure in electronics: An introductionProceedings of the IEEE, 1971
- Electromigration failure modes in aluminum metallization for semiconductor devicesProceedings of the IEEE, 1969