Combining partitioning and global routing in sea-of-cells design

This publication has 8 references indexed in Scilit:

• A quadrisection-based combined place and route scheme for standard cells
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• The Design of a Microprocessor
  Published by Springer Nature ,1989
• Algorithms for physical design of ‘sea-of-gates’ chips
  Computer-Aided Design, 1988
• Automatic Layout of Integrated Circuits
  Published by Springer Nature ,1987
• A faster approximation algorithm for the Steiner problem in graphs
  Acta Informatica, 1986
• A Procedure for Placement of Standard-Cell VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• A Linear-Time Heuristic for Improving Network Partitions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• An Efficient Heuristic Procedure for Partitioning Graphs
  Bell System Technical Journal, 1970