A 2 ns access, 285 MHz, two-port cache macro using double global bit-line pairs
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
High bandwidth has become one of the most important features in high-speed embedded cache memories in recent superscalar RISC processors. This 285 MHz, two-port 16kB (512/spl times/256) cache macro has a 2 ns access time. In this cache, the data of memory cells are sent to a read bus in the first half of the cycle time, and write data from a write bus are written to memory cells in the second half of the cycle time. This performance is achieved because of a hierarchical bit-line architecture that uses double global bit-line pairs (WGB), and a high-speed timing-free sense amplifier that shortens access time.Keywords
This publication has 3 references indexed in Scilit:
- A 300 MHz, 3.3 V 1 Mb SRAM fabricated in a 0.5 μm CMOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-dropout on-chip voltage regulator for low-power circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architectureIEEE Journal of Solid-State Circuits, 1991