A multiprocessor architecture for circuit simulation
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 621-625
- https://doi.org/10.1109/iccd.1991.139987
Abstract
Circuit simulation uses a substantial amount of computation time to simulate a large circuit. A multiprocessor architecture can provide a cost effective way of speeding up the inner loop of the algorithm. A parallel processing architecture for circuit simulation algorithms that is designed as an accelerator system for workstations is presented. The architecture allows the inner loop of the circuit simulation algorithm, assembling the equations that describe the circuit and solving them, to be executed at high speed. It solves the large sets of equations using LU decomposition, which is both accurate and robust. The way in which the algorithms are supported by the distributed memory architecture and how this is reflected in the architecture's implementation are discussed.Keywords
This publication has 7 references indexed in Scilit:
- Partitioning schemes for circuit simulation on a multiprocessor arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Circuit simulation algorithms on a distributed memory multiprocessor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cenju: A multiprocessor system for modular circuit simulationComputing Systems in Engineering, 1990
- Circuit simulation on shared-memory multiprocessorsIEEE Transactions on Computers, 1988
- A Computation Model of Parallel Solution of Linear EquationsIEEE Transactions on Computers, 1980
- Storing a sparse tableCommunications of the ACM, 1979
- Optimal parallel triangulation of a sparse matrixIEEE Transactions on Circuits and Systems, 1979