Verification tools for finite-state concurrent systems

This publication has 47 references indexed in Scilit:

• Model-checking for real-time systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• New ideas on symbolic manipulations of finite state machines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Symbolic Boolean manipulation with ordered binary-decision diagrams
  ACM Computing Surveys, 1992
• Logics and models of real time: A survey
  Published by Springer Nature ,1992
• On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication
  IEEE Transactions on Computers, 1991
• Efficient implementation of a BDD package
  Published by Association for Computing Machinery (ACM) ,1990
• Automatic Verification of Sequential Circuits Using Temporal Logic
  IEEE Transactions on Computers, 1986
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• The temporal logic of branching time
  Acta Informatica, 1983
• Hardware Specification with Temporal Logic: An Example
  IEEE Transactions on Computers, 1982