Factors in the performance of the AN1 computer network
- 1 June 1992
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGMETRICS Performance Evaluation Review
- Vol. 20 (1) , 167-180
- https://doi.org/10.1145/149439.133102
Abstract
AN1 (formerly known as Autonet) is a local area network composed of crossbar switches interconnected by 100Mbit/second, full-duplex links. In this paper, we evaluate the performance impact of certain choices in the AN1 design. These include the use of FIFO input buffering in the crossbar switch, the deadlock-avoidance mechanism, cut-through routing, back-pressure for flow control, and multi-path routing. AN1's performance goals were to provide low latency and high bandwidth in a lightly loaded network. In this it is successful. Under heavy load, the most serious impediment to good performance is the use of FIFO input buffers. The deadlock-avoidance technique has an adverse effect on the performance of some topologies, but it seems to be the best alternative, given the goals and constraints of the AN1 design. Cut-through switching performs well relative to store-and-forward switching, even under heavy load. Back-pressure deals adequately with congestion in a lightly-loaded network; under moderate load, performance is acceptable when coupled with end-to-end flow control for bursts. Multi-path routing successfully exploits redundant paths between hosts to improve performance in the face of congestion.Keywords
This publication has 9 references indexed in Scilit:
- Automatic reconfiguration in AutonetPublished by Association for Computing Machinery (ACM) ,1991
- Performance evaluation of a Batcher-banyan interconnection network with output poolingIEEE Journal on Selected Areas in Communications, 1991
- Nonuniform traffic analysis on a nonblocking space-division packet switchIEEE Transactions on Communications, 1990
- A binary feedback scheme for congestion avoidance in computer networksACM Transactions on Computer Systems, 1990
- A study of traffic imbalances in a fast packet switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Deadlock-Free Message Routing in Multiprocessor Interconnection NetworksIEEE Transactions on Computers, 1987
- Universal schemes for parallel communicationPublished by Association for Computing Machinery (ACM) ,1981
- Deadlock Avoidance in Store-and-Forward Networks--I: Store-and-Forward DeadlockIEEE Transactions on Communications, 1980
- Interference in multiprocessor computer systems with interleaved memoryCommunications of the ACM, 1976