A multiple-strength multiple-delay compiled-code logic simulator
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (12) , 1937-1946
- https://doi.org/10.1109/43.251157
Abstract
Describes a new logic state model for gate level simulation based upon a powerset representation of the possible drive states at the output of a logic gate. Efficient implementation techniques for this model in a compiled-code logic simulator are presented, with the results that most complicated operations can be optimized into simple table lookups. Algorithmic issues in a multiple-strength multiple-delay logic simulator are discussed. Implementation results show that for typical circuits, compiled-code implementations of multiple-strength unit-delay logic simulation and multiple-strength multiple-delay logic simulation are slightly lower than three-state unit-delay simulation, and achieve speedups of 5 to 14 times compared to interpretive versions of the same algorithmsKeywords
This publication has 13 references indexed in Scilit:
- Two new techniques for compiled multi-delay logic simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- LECSIM: a levelized event-driven compiled logic simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algebra for switch-level simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A hierarchical compiled code event-driven logic simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- SLS-a fast switch-level simulator (for MOS)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- Digital Simulation with Multiple Logic ValuesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Modeling and Digital Simulation for Design Verification and DiagnosisIEEE Transactions on Computers, 1976
- Threaded codeCommunications of the ACM, 1973