Subanosecond pixel rendering with million transistor chips
- 1 June 1988
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGGRAPH Computer Graphics
- Vol. 22 (4) , 41-49
- https://doi.org/10.1145/378456.378474
Abstract
The desire for higher performance and higher resolution continuously increases the pixel update rates needed in high performance graphics systems. The increasing density of memory chips on the other hand reduces the pixel update rate that can be provided by the frame buffer. We present the design of a VLSI chip and a graphics system that can sustain sub-nanosecond pixel rendering rates for three-dimensional polygons and can be used to render about a million Z-Buffered and Gourard shaded polygons per second. The chip has been designed at the IBM Research Division's Thomas J. Watson Research Center.Keywords
This publication has 6 references indexed in Scilit:
- A million transistor systolic array graphics enginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A fast shaded-polygon rendererACM SIGGRAPH Computer Graphics, 1986
- A parallel processor system for three-dimensional color graphicsACM SIGGRAPH Computer Graphics, 1984
- A rectangular area filling display system architectureACM SIGGRAPH Computer Graphics, 1982
- Parallel processing image synthesis and anti-aliasingACM SIGGRAPH Computer Graphics, 1981
- Dynamic scan-converted images with a frame buffer display deviceACM SIGGRAPH Computer Graphics, 1980