An algorithm for array variable clustering

This publication has 13 references indexed in Scilit:

• Post-processor for data path synthesis using multiport memories
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Clustering techniques for register optimization during scheduling preprocessing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• PHIDEO: a silicon compiler for high speed algorithms
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Interconnect optimisation during data path allocation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• High-Level Synthesis for Real-Time Digital Signal Processing
  Published by Springer Nature ,1993
• Application-Driven Architecture Synthesis
  Published by Springer Nature ,1993
• Incorporating bottom-up design into hardware synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Allocation of multiport memories in data path synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• REAL: a program for REgister ALlocation
  Published by Association for Computing Machinery (ACM) ,1987
• Automated Synthesis of Data Paths in Digital Systems
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986