Arithmetic Operations in a Binary Computer

Publisher Website
Google Scholar
Abstract
The application of binary arithmetic in the computing circuits of a high speed digital computer is discussed in detail. The discussion covers, with numerous examples, the use of complements to represent negative numbers, the corrections necessary in the multiplication process as a result of the use of complements, and additional modifications of the process to simplify mechanization. A special division method well‐adapted to automatic computer use is described, and round‐off procedures are noted briefly. The article is concluded with a discussion of the storage of negative numbers as absolute values with a sign rather than in complement form.

This publication has 0 references indexed in Scilit: