A 9.5 mW 330 μsec 1024-point FFT processor
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 127-130
- https://doi.org/10.1109/cicc.1998.694921
Abstract
This paper presents an energy-efficient, single-chip, 1024-point FFT processor. The full-custom, 460000-transistor design has been fabricated in a standard 0.7 /spl mu/m (L/sub poly/=0.6 /spl mu/m) CMOS process and is fully functional on first-pass silicon. At a supply voltage of 1.1 V, it calculates a 1024-point complex FFT in 330 /spl mu/sec at a clock speed of 16 MHz while consuming 9.5 mW, resulting in an adjusted energy efficiency more than 16 times greater than the previously most-efficient known FFT processor. At 3.3 V, it operates at 173 MHz.Keywords
This publication has 5 references indexed in Scilit:
- An application specific DSP chip set for 100 MHz data ratesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An energy-efficient single-chip FFT processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- COBRA: an 1.2 million transistor expandable column FFT chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Stanford's ultra-low-power CMOS technology and applicationsPublished by Institution of Engineering and Technology (IET) ,1996
- A fast single-chip implementation of 8192 complex point FFTIEEE Journal of Solid-State Circuits, 1995