PMD and PDL Emulation using Integrated Variable Delay Lines

Abstract
An integrated PMD emulator is demonstrated with a differential delay tuning range over 200 ps and a PDL range over 30 dB. This device may also be used to implement higher-order PMD.

This publication has 4 references indexed in Scilit: