Hierarchical scheduling of DSP programs onto multiprocessors for maximum throughput
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A novel method for pitch extraction from speech and a hardware model applicable to vocoder systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An SSIMD compiler for the implementation of linear shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Rate-optimal fully-static multiprocessor scheduling of data-flow signal processing programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A configurable multiprocessor system for DSP behavioral simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A compiler for multiprocessor DSP implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Static Scheduling of Synchronous Data Flow Programs for Digital Signal ProcessingIEEE Transactions on Computers, 1987
- Practical Multiprocessor Scheduling Algorithms for Efficient Parallel ProcessingIEEE Transactions on Computers, 1984
- Dynamic programming algorithm optimization for spoken word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1978
- Finding All the Elementary Circuits of a Directed GraphSIAM Journal on Computing, 1975