Abstract
The effect of component errors on the behavior of polylogic circuits is considered. A design procedure which minimizes these effects is developed. An example design exhibiting improved performance is presented.

This publication has 4 references indexed in Scilit: