A multithreaded architecture approach to parallel DSPs for high performance image processing applications
- 22 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Influences of object based segmentation onto multimedia hardware architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Exploiting fine-grain thread level parallelism on the MIT multi-ALU processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simultaneous multithreading: Maximizing on-chip parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Subword parallelism with MAX-2IEEE Micro, 1996
- Limits of instruction-level parallelismPublished by Association for Computing Machinery (ACM) ,1991
- Object-oriented analysis-synthesis coding based on moving two-dimensional objectsSignal Processing: Image Communication, 1990
- The Tera computer systemPublished by Association for Computing Machinery (ACM) ,1990