19.2mW 2Gbps CMOS pulse receiver for 60GHz band wireless communication
- 1 June 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A low-power 60 GHz pulse receiver has been fabricated for over-Gbps wireless communication by a standard 90 nm CMOS process. The receiver consists of a nonlinear detecting amplifier, a limiting amplifier, an offset canceller and a buffer. The measured sensitivity is the average power of -20 dBm for millimeter-wave pulses of 60 GHz. The power dissipation and maximum data rate of the receiver are 19.2 mW and 2 Gbps, respectively. These results indicate the possibility of new low-power and ultrahigh-speed wireless communication using millimeter-wave pulses with CMOS implementation.Keywords
This publication has 3 references indexed in Scilit:
- A 60-GHz CMOS Receiver with Frequency SynthesizerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A 5Gb/s NRZ transceiver with adaptive equalization for backplane transmissionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Schottky barrier diodes for millimeter wave detection in a foundry CMOS processIEEE Electron Device Letters, 2005