A 27 mW 1.1 mm/sup 2/ motion estimator for picture-rate up-converter
- 21 June 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- RAPIDO: a modular, multi-board, heterogeneous multi-processor, PCI bus based prototyping framework for the validation of SoC VLSI designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A design methodology for high performance ICs: wireless broadband radio baseband case studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing SystemsDesign Automation for Embedded Systems, 2002
- DCT-Domain Embedded Memory Compression for Hybrid Video CodersJournal of Signal Processing Systems, 2000
- A video backend for multimedia TV-setsIEEE Transactions on Consumer Electronics, 1998