A quantitative analysis of processor-programmable logic interface
- 1 January 1996
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 226-234
- https://doi.org/10.1109/fpga.1996.564852
Abstract
The addition of programmable logic to RISC machines has the potential of exploiting the inherent parallelism of hardware to speedup an application. The authors study the effect of adding a programmable accelerator to DLX, a RISC prototype. They build this model and parameterize the communication overhead between the processor and programmable unit and logic/routing delays inside the programmable unit. They use simulation to evaluate the performance of this model, parameterized by communication overhead and logic delays, by comparing it with the baseline DLX architecture on some sample problems. The methodology is useful in studying the relative importance of the parameters and in projecting the performance of the system, if the programmable logic were to be implemented inside the processor.Keywords
This publication has 9 references indexed in Scilit:
- Practical fast 1-D DCT algorithms with 11 multiplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast implementations of RSA cryptographyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PRISM-II compiler and architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PAM programming environments: practice and experiencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DPGA-coupled microprocessors: commodity ICs for the early 21st CenturyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A DCT chip based on a new structured and computationally efficient DCT algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MPEGCommunications of the ACM, 1991
- VLSI architecture and implementation of a multifunction, forward/inverse discrete cosine transform processorPublished by SPIE-Intl Soc Optical Eng ,1990
- A high speed 2-D discrete cosine transform chipIntegration, 1987