A tagged memory technique for recovery from transient errors in fault tolerant systems
- 1 January 1990
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 312-321
- https://doi.org/10.1109/real.1990.128763
Abstract
Recovery from transients is imperative to maintain necessary system reliability in the face of transient errors which have been estimated to occur at a rate of 5 to 100 times that of permanent failures. Excessive delays associated with recovery become a problem when as much as 512 Kbytes of RAM in the faulty processor must be restored while maintaining full functionality of 40-100 Hz iterative control algorithms. The authors introduce a hardware-assisted recovery technique which uses memory 'tags' to determine which memory segments need to be restored such that recovery can be performed incrementally without affecting real-time operational tasks. They also present experimental results of an implementation of this technique applied to a quad redundant processor with a partial code suite for an undersea vehicle.Keywords
This publication has 3 references indexed in Scilit:
- Hardware assisted recovery from transient errors in redundant processing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced Information Processing System (AIPS)-based fault tolerant avionics architecture for launch vehiclesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A case study of C.mmp, Cm*, and C.vmp: Part I—Experiences with fault tolerance in multiprocessor systemsProceedings of the IEEE, 1978